

FIG. 1  
(PRIOR ART)

**FIG. 2  
(PRIOR ART)**




FIG. 3  
(PRIOR ART)





FIG. 4






FIG. 5




FIG. 6





FIG. 7



Frame structure of downlink DPCH

FIG. 8





FIG. 9

FIG. 10






FIG. 11




FIG. 12




FIG. 13